Module parameters

Module parameters 

Source
Expand description

Parameters for the v3 RLC circuit

Constants§

BASE
The base of the complementary decomposition of the thresholded responses.
IM_NUM_COLS
The number of columns in the image
IM_NUM_ROWS
The number of rows in the image
IM_NUM_VARS
The number of variables in the MLE getting rerouted (typically the image input)
IM_STRIP_NUM_COLS
The number of columns in a strip of the image
IM_STRIP_NUM_ROWS
IMAGE STRIPS: the image is decomposed into strips which are RLC’d together. The number of rows in a strip of the image
IRISCODE_COMMIT_LOG_NUM_COLS
The log number of columns to use for the Hyrax commitment to the iris/mask code
IRISCODE_LEN
The length of the unpadded iris code
LOG_NUM_DIGITS 🔒
LOG_NUM_STRIPS
The number of image strips = the number of MLEs being RLC’d
MATMULT_COLS_NUM_VARS
The number of variables of columns of the result of the matrix multiplication
MATMULT_INTERNAL_DIM_NUM_VARS
The number of internal dimension variables of the matrix multiplication
MATMULT_ROWS_NUM_VARS
The number of variables of rows of the result of the matrix multiplication
NUM_DIGITS
The number of digits in the complementary decomposition of the thresholded responses.
SHAMIR_SECRET_SHARE_SLOPE_LOG_NUM_COLS
The log number of columns to use for the Hyrax commitment to the Shamir secret share polynomial slopes

Statics§

IMAGE_STRIP_WIRINGS
The wirings for building the 16 image strips, first a flattened u16 array, then serialized as bytes
IRIS_RH_MULTIPLICAND
The RH multiplicand for the iris circuit, first flattened as a 1d i32 array, then serialized as bytes.
IRIS_THRESHOLDS
The thresholds for the iris circuit, first flattened as a 1d i64 array, then serialized as bytes.
LH_MATRIX_WIRINGS
The wirings from the RLC’d image (2d) to the LH matrix multiplicand (2d), first a flattened u16 array, then serialized as bytes
MASK_RH_MULTIPLICAND
The RH multiplicand for the mask circuit, first flattened as a 1d i32 array, then serialized as bytes.
MASK_THRESHOLDS
The thresholds for the mask circuit, first flattened as a 1d i64 array, then serialized as bytes.